luke/yosys
1
0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-08-22 14:17:27 +02:00
Code Issues Packages Projects Releases Wiki Activity

blackbox: Include whiteboxed modules

Browse Source 
Signed-off-by: gatecat <[email protected]>
This commit is contained in:
gatecat
2021-03-17 13:58:04 +00:00
parent 937392ad33
commit dd6d34f461
4 changed files with 19 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files
kernel/rtlil.h
+1 -1
View File
@@ -1112,7 +1112,7 @@ struct RTLIL::Design
std::vector<RTLIL::Module*> selected_modules() const;
std::vector<RTLIL::Module*> selected_whole_modules() const;
std::vector<RTLIL::Module*> selected_whole_modules_warn() const;
std::vector<RTLIL::Module*> selected_whole_modules_warn(bool include_wb = false) const;
#ifdef WITH_PYTHON
static std::map<unsigned int, RTLIL::Design*> *get_all_designs(void);
#endif