luke/yosys
1
0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-08-22 14:17:27 +02:00
Code Issues Packages Projects Releases Wiki Activity

Use selection helpers

Browse Source 
Catch more uses of selection constructor without assigning a design.
This commit is contained in:
Krystine Sherwin
2025-03-14 14:08:13 +13:00
parent a67b57bd64
commit dac2bb7d4d
23 changed files with 84 additions and 78 deletions
Download Patch File Download Diff File Expand all files Collapse all files
backends/rtlil/rtlil_backend.cc
+2 -2
View File
@@ -304,8 +304,8 @@ void RTLIL_BACKEND::dump_conn(std::ostream &f, std::string indent, const RTLIL::
void RTLIL_BACKEND::dump_module(std::ostream &f, std::string indent, RTLIL::Module *module, RTLIL::Design *design, bool only_selected, bool flag_m, bool flag_n)
{
bool print_header = flag_m || design->selected_whole_module(module->name);
bool print_body = !flag_n || !design->selected_whole_module(module->name);
bool print_header = flag_m || module->is_selected_whole();
bool print_body = !flag_n || !module->is_selected_whole();
if (print_header)
{