write_verilog: don't `assign` to a `reg`.

mirror of https://github.com/YosysHQ/yosys.git synced 2026-08-22 06:07:26 +02:00

Fixes #2035.

This commit is contained in:

Catherine

2024-04-03 13:06:45 +02:00

committed by

Marcelina Kościelnicka

parent 040605b047

commit d9a4a42389

4 changed files with 42 additions and 8 deletions

View File

@@ -1,2 +1,3 @@
 *.log
 *.out
 *.err