mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-08-29 01:24:25 +02:00
Add Selection::clear() method
Use method in `select.cc` to reduce code duplication.
This commit is contained in:
@@ -891,6 +891,14 @@ void RTLIL::Selection::optimize(RTLIL::Design *design)
|
||||
}
|
||||
}
|
||||
|
||||
void RTLIL::Selection::clear()
|
||||
{
|
||||
full_selection = false;
|
||||
complete_selection = false;
|
||||
selected_modules.clear();
|
||||
selected_members.clear();
|
||||
}
|
||||
|
||||
RTLIL::Design::Design()
|
||||
: verilog_defines (new define_map_t)
|
||||
{
|
||||
|
||||
Reference in New Issue
Block a user