luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fix warnings with block curly braces

This commit is contained in:
Akash Levy 2025-05-13 20:42:28 -07:00
parent 769aaa113c
commit d308ecdbcf
1 changed files with 4 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
passes/techmap/abc.cc
View File

@ -716,11 +716,12 @@ void abc_module(RTLIL::Design *design, RTLIL::Module *current_module, std::strin
for (auto cell : module->cells())
for (auto &conn : cell->connections())
if (cell->output(conn.first))
for (auto bit : sigmap(conn.second))
for (auto bit : sigmap(conn.second)) {
if (GetSize(cell->attributes) > 0)
sig_to_driver_attrs[bit] = cell->attributes;
else
sig_to_driver_attrs[bit] = bit.wire->attributes;
}
signal_map.clear();
signal_list.clear();
@ -1189,7 +1190,7 @@ void abc_module(RTLIL::Design *design, RTLIL::Module *current_module, std::strin
for (auto w : mapped_mod->wires()) {
RTLIL::Wire *orig_wire = nullptr;
RTLIL::Wire *wire = module->addWire(remap_name(w->name, &orig_wire));
if (orig_wire != nullptr)
if (orig_wire != nullptr) {
if (sig_to_driver_attrs.count(sigmap(orig_wire))) {
wire->attributes = sig_to_driver_attrs[sigmap(orig_wire)];
sig_to_driver_attrs[mapped_sigmap(wire)] = wire->attributes;
@ -1199,6 +1200,7 @@ void abc_module(RTLIL::Design *design, RTLIL::Module *current_module, std::strin
} else {
log_debug("No driver attributes found for wire %s\n", orig_wire->name.c_str());
}
}
if (markgroups) wire->attributes[ID::abcgroup] = map_autoidx;
design->select(module, wire);
}