mirror of https://github.com/YosysHQ/yosys.git
satgen: cover $input_port
This commit is contained in:
parent
8d1c1faf82
commit
d199195785
|
|
@ -1378,7 +1378,7 @@ bool SatGen::importCell(RTLIL::Cell *cell, int timestep)
|
|||
return true;
|
||||
}
|
||||
|
||||
if (cell->type == ID($scopeinfo))
|
||||
if (cell->type == ID($scopeinfo) || cell->type == ID($input_port))
|
||||
{
|
||||
return true;
|
||||
}
|
||||
|
|
|
|||
Loading…
Reference in New Issue