luke/yosys
1
0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-08-22 06:07:26 +02:00
Code Issues Packages Projects Releases Wiki Activity

Merge pull request #1828 from YosysHQ/eddie/celltypes_speedup

Browse Source 
kernel: share a single CellTypes within a pass
This commit is contained in:
Eddie Hung
2020-04-01 14:17:45 -07:00
committed by GitHub
parent 4ae7f3a8ed 1d93d1e59f
commit c90324662c
4 changed files with 50 additions and 31 deletions
Download Patch File Download Diff File Expand all files Collapse all files
kernel/modtools.h
+3 -10
View File
@@ -380,22 +380,15 @@ struct ModWalker
}
}
ModWalker() : design(NULL), module(NULL)
ModWalker(RTLIL::Design *design) : design(design), module(NULL)
{
ct.setup(design);
}
ModWalker(RTLIL::Design *design, RTLIL::Module *module, CellTypes *filter_ct = NULL)
void setup(RTLIL::Module *module, CellTypes *filter_ct = NULL)
{
setup(design, module, filter_ct);
}
void setup(RTLIL::Design *design, RTLIL::Module *module, CellTypes *filter_ct = NULL)
{
this->design = design;
this->module = module;
ct.clear();
ct.setup(design);
sigmap.set(module);
signal_drivers.clear();