luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Missed an iverilog 

Should now still report an iverilog issue if `iverilog` doesn't exist.
This commit is contained in:
Krystine Sherwin 2025-12-15 10:31:17 +13:00
parent 24f4902156
commit c69be9d767
No known key found for this signature in database
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
tests/tools/autotest.sh
View File

@ -162,9 +162,11 @@ do
cp ../${bn}_tb.v ${bn}_tb.v
fi
if $genvcd; then sed -i 's,// \$dump,$dump,g' ${bn}_tb.v; fi
touch ${bn}.iverilog
compile_and_run ${bn}_tb_ref ${bn}_out_ref ${bn}_tb.v ${bn}_ref.${refext} "${libs[@]}" \
"$toolsdir"/../../techlibs/common/simlib.v \
"$toolsdir"/../../techlibs/common/simcells.v
rm ${bn}.iverilog
if $genvcd; then mv testbench.vcd ${bn}_ref.vcd; fi
test_count=0