luke/yosys
1
0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-08-22 14:17:27 +02:00
Code Issues Packages Projects Releases Wiki Activity

Merge pull request #4021 from povik/booth-wallace

Browse Source 
Change `booth` architecture for improved delay, similar signed/unsigned results
This commit is contained in:
N. Engelhardt
2023-11-27 16:26:03 +01:00
committed by GitHub
parent 031ad38b5c de16cd253d
commit beaae79e73
3 changed files with 209 additions and 289 deletions
Download Patch File Download Diff File Expand all files Collapse all files
kernel/rtlil.h
+3
View File
@@ -921,6 +921,9 @@ public:
RTLIL::SigSpec extract(int offset, int length = 1) const;
RTLIL::SigSpec extract_end(int offset) const { return extract(offset, width_ - offset); }
RTLIL::SigBit lsb() const { log_assert(width_); return (*this)[0]; };
RTLIL::SigBit msb() const { log_assert(width_); return (*this)[width_ - 1]; };
void append(const RTLIL::SigSpec &signal);
inline void append(Wire *wire) { append(RTLIL::SigSpec(wire)); }
inline void append(const RTLIL::SigChunk &chunk) { append(RTLIL::SigSpec(chunk)); }