luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

analogdevices: LUT RAM only on positive edge

This commit is contained in:
Lofty 2025-10-18 12:11:18 +01:00
parent 5e763e70db
commit bde78cb277
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
techlibs/analogdevices/lutrams.txt
View File

@ -13,7 +13,7 @@ ram distributed $__ANALOGDEVICES_LUTRAM_SP_ {
init no_undef;
prune_rom;
port arsw "RW" {
clock anyedge;
clock posedge;
}
}