mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-08-22 14:17:27 +02:00
Added $anyseq cell type
This commit is contained in:
@@ -1,6 +1,7 @@
|
||||
// Demo for memory initialization
|
||||
|
||||
module demo7 (input [2:0] addr);
|
||||
module demo7;
|
||||
wire [2:0] addr = $anyseq;
|
||||
reg [15:0] memory [0:7];
|
||||
|
||||
initial begin
|
||||
|
||||
Reference in New Issue
Block a user