luke/yosys
1
0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-08-22 14:17:27 +02:00
Code Issues Packages Projects Releases Wiki Activity

Supress error for unhandled \init if whole module selected

Browse Source
This commit is contained in:
Eddie Hung
2020-04-13 13:16:49 -07:00
parent 840bb17089
commit b97a9cd3f3
1 changed files with 4 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files
passes/techmap/zinit.cc
+4 -3
View File
@@ -141,9 +141,10 @@ struct ZinitPass : public Pass {
cell->setPort(ID::Q, initwire);
}
for (auto &it : initbits)
if (donebits.count(it.first) == 0)
log_error("Failed to handle init bit %s = %s.\n", log_signal(it.first), log_signal(it.second));
if (!design->selected_whole_module(module))
for (auto &it : initbits)
if (donebits.count(it.first) == 0)
log_error("Failed to handle init bit %s = %s.\n", log_signal(it.first), log_signal(it.second));
}
}
} ZinitPass;