mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-08-22 14:17:27 +02:00
fix hierarchy -generate mode handling of cells
This commit is contained in:
@@ -47,7 +47,7 @@ void generate(RTLIL::Design *design, const std::vector<std::string> &celltypes,
|
||||
{
|
||||
if (design->module(cell->type) != nullptr)
|
||||
continue;
|
||||
if (cell->type.begins_with("$__"))
|
||||
if (cell->type.begins_with("$") && !cell->type.begins_with("$__"))
|
||||
continue;
|
||||
for (auto &pattern : celltypes)
|
||||
if (patmatch(pattern.c_str(), RTLIL::unescape_id(cell->type).c_str()))
|
||||
|
||||
Reference in New Issue
Block a user