luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Don't raise DZ when left is inf

This commit is contained in:
Krystine Sherwin 2026-03-11 12:58:55 +13:00
parent 7b270a79c0
commit b4186e2295
No known key found for this signature in database
2 changed files with 3 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
libs/symfpu

@ -1 +1 @@
Subproject commit 1452b0b39c40c1a22dcbb0cc5b22ab628247ee5b Subproject commit f5eccd09323fba1a7ee78df2e7bb43dc5509dfe5

5
tests/symfpu/edges.sv
View File

@ -228,9 +228,8 @@ module edges();
`ifdef DIV `ifdef DIV
assume (c_zero); assume (c_zero);
// a = finite, b = 0 // div/zero when a = finite, b = 0
if ((a_norm || a_subnorm) && b_unsigned == '0) assert (!DZ || ((a_norm || a_subnorm) && b_unsigned == '0));
assert (DZ);
// 0/0 or inf/inf // 0/0 or inf/inf
if ((a_zero && b_zero) || (a_inf && b_inf)) if ((a_zero && b_zero) || (a_inf && b_inf))
assert (NV); assert (NV);