luke/yosys
1
0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-08-29 01:24:25 +02:00
Code Issues Packages Projects Releases Wiki Activity

Improve SVA tests, add Makefile and scripts

Browse Source
This commit is contained in:
Clifford Wolf
2017-07-27 11:42:05 +02:00
parent 90d8329f64
commit b24f737759
11 changed files with 110 additions and 9 deletions
Download Patch File Download Diff File Expand all files Collapse all files
tests/sva/basic03.sv
+5 -3
View File
@@ -4,7 +4,9 @@ module top (input logic clk, input logic selA, selB, QA, QB, output logic Q);
if (selB) Q <= QB;
end
check_selA: assert property ( @(posedge clk) selA|=> Q == $past(QA) );
check_selB: assert property ( @(posedge clk) selB|=> Q == $past(QB) );
assume_not_11: assume property ( @(posedge clk) !(selA& selB) );
check_selA: assert property ( @(posedge clk) selA |=> Q == $past(QA) );
check_selB: assert property ( @(posedge clk) selB |=> Q == $past(QB) );
`ifndef FAIL
assume_not_11: assume property ( @(posedge clk) !(selA & selB) );
`endif
endmodule