mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-08-22 14:17:27 +02:00
Improve SVA tests, add Makefile and scripts
This commit is contained in:
@@ -2,6 +2,11 @@ module top (input clk, reset, antecedent, output reg consequent);
|
||||
always @(posedge clk)
|
||||
consequent <= reset ? 0 : antecedent;
|
||||
|
||||
`ifdef FAIL
|
||||
test_assert: assert property ( @(posedge clk) disable iff (reset) antecedent |-> consequent )
|
||||
else $error("Failed with consequent = ", $sampled(consequent));
|
||||
`else
|
||||
test_assert: assert property ( @(posedge clk) disable iff (reset) antecedent |=> consequent )
|
||||
else $error("Failed with consequent = ", $sampled(consequent));
|
||||
`endif
|
||||
endmodule
|
||||
|
||||
Reference in New Issue
Block a user