mirror of https://github.com/YosysHQ/yosys.git
rtlil_bufnorm: fix cell deletion deferral bug
This commit is contained in:
parent
b7c97ba743
commit
b206223c40
|
|
@ -75,9 +75,9 @@ struct RTLIL::SigNormIndex
|
|||
else
|
||||
cells_to_remove.push_back(cell);
|
||||
|
||||
for (auto cell : cells_to_remove)
|
||||
module->remove(cell);
|
||||
}
|
||||
for (auto cell : cells_to_remove)
|
||||
module->remove(cell);
|
||||
|
||||
for (auto portname : module->ports) {
|
||||
Wire *wire = module->wire(portname);
|
||||
|
|
|
|||
Loading…
Reference in New Issue