luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

modtools, wreduce: check_db sanity check

This commit is contained in:
Emil J. Tywoniak 2026-02-17 19:52:30 +01:00
parent c75d80905a
commit b1a997aa9a
2 changed files with 10 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
kernel/modtools.h
View File

@ -297,6 +297,13 @@ struct ModIndex : public RTLIL::Monitor
return info->ports; return info->ports;
} }
void check_db()
{
for (auto &it : database) {
log_assert(database.find(it.first) != database.end());
}
}
void dump_db() void dump_db()
{ {
log("--- ModIndex Dump ---\n"); log("--- ModIndex Dump ---\n");

3
passes/opt/wreduce.cc
View File

@ -489,6 +489,7 @@ struct WreduceWorker
for (auto w : module->wires()) for (auto w : module->wires())
complete_wires.insert(mi.sigmap(w)); complete_wires.insert(mi.sigmap(w));
mi.dump_db();
for (auto w : module->selected_wires()) for (auto w : module->selected_wires())
{ {
int unused_top_bits = 0; int unused_top_bits = 0;
@ -496,6 +497,8 @@ struct WreduceWorker
if (w->port_id > 0 || count_nontrivial_wire_attrs(w) > 0) if (w->port_id > 0 || count_nontrivial_wire_attrs(w) > 0)
continue; continue;
log_debug("wire %s\n", w->name);
mi.check_db();
for (int i = GetSize(w)-1; i >= 0; i--) { for (int i = GetSize(w)-1; i >= 0; i--) {
SigBit bit(w, i); SigBit bit(w, i);
auto info = mi.query(bit); auto info = mi.query(bit);