mirror of https://github.com/YosysHQ/yosys.git
ff: fixup initvals with signorm direct drive wire if it's created, not old driven wire
This commit is contained in:
parent
92f97bd5e7
commit
b0c3f3ea00
|
|
@ -635,8 +635,6 @@ Cell *FfData::emit() {
|
||||||
return nullptr;
|
return nullptr;
|
||||||
}
|
}
|
||||||
}
|
}
|
||||||
if (initvals && !is_anyinit)
|
|
||||||
initvals->set_init(sig_q, val_init);
|
|
||||||
if (!is_fine) {
|
if (!is_fine) {
|
||||||
if (has_gclk) {
|
if (has_gclk) {
|
||||||
log_assert(!has_clk);
|
log_assert(!has_clk);
|
||||||
|
|
@ -747,6 +745,8 @@ Cell *FfData::emit() {
|
||||||
}
|
}
|
||||||
}
|
}
|
||||||
cell->attributes = attributes;
|
cell->attributes = attributes;
|
||||||
|
if (initvals && !is_anyinit)
|
||||||
|
initvals->set_init(cell->getPort(ID::Q), val_init);
|
||||||
return cell;
|
return cell;
|
||||||
}
|
}
|
||||||
|
|
||||||
|
|
|
||||||
Loading…
Reference in New Issue