mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-08-22 14:17:27 +02:00
Added "read_verilog -dump_rtlil"
This commit is contained in:
@@ -427,6 +427,13 @@ const char *log_id(RTLIL::IdString str)
|
||||
return p+1;
|
||||
}
|
||||
|
||||
void log_module(RTLIL::Module *module, std::string indent)
|
||||
{
|
||||
std::stringstream buf;
|
||||
ILANG_BACKEND::dump_module(buf, indent, module, module->design, false);
|
||||
log("%s", buf.str().c_str());
|
||||
}
|
||||
|
||||
void log_cell(RTLIL::Cell *cell, std::string indent)
|
||||
{
|
||||
std::stringstream buf;
|
||||
|
||||
@@ -85,6 +85,7 @@ template<typename T> static inline const char *log_id(T *obj) {
|
||||
return log_id(obj->name);
|
||||
}
|
||||
|
||||
void log_module(RTLIL::Module *module, std::string indent = "");
|
||||
void log_cell(RTLIL::Cell *cell, std::string indent = "");
|
||||
|
||||
#ifndef NDEBUG
|
||||
|
||||
Reference in New Issue
Block a user