mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-10-06 10:03:36 +02:00
mem2reg to preserve user attributes and src
This commit is contained in:
@@ -0,0 +1,13 @@
|
||||
read_verilog <<EOT
|
||||
module top;
|
||||
parameter DATADEPTH=2;
|
||||
parameter DATAWIDTH=1;
|
||||
(* keep, nomem2reg *) reg [DATAWIDTH-1:0] data1 [DATADEPTH-1:0];
|
||||
(* keep, mem2reg *) reg [DATAWIDTH-1:0] data2 [DATADEPTH-1:0];
|
||||
endmodule
|
||||
EOT
|
||||
|
||||
proc
|
||||
cd top
|
||||
select -assert-count 1 m:data1 a:src=<<EOT:4 %i
|
||||
select -assert-count 2 w:data2[*] a:src=<<EOT:5 %i
|
||||
Reference in New Issue
Block a user