luke/yosys
1
0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-08-22 14:17:27 +02:00
Code Issues Packages Projects Releases Wiki Activity

formalff: Set new replaced_by_gclk attribute on removed dff's clks

Browse Source 
This attribute can be used by formal backends to indicate which clocks
were mapped to the global clock. Update the btor and smt2 backend which
already handle clock inputs to understand this attribute.
This commit is contained in:
Jannis Harder
2022-08-16 13:37:30 +02:00
parent c0063288d6
commit a5e1d3b997
4 changed files with 44 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files
backends/smt2/smt2.cc
+11
View File
@@ -239,6 +239,17 @@ struct Smt2Worker
clock_negedge.erase(bit);
}
for (auto wire : module->wires())
{
auto gclk_attr = wire->attributes.find(ID::replaced_by_gclk);
if (gclk_attr != wire->attributes.end()) {
if (gclk_attr->second == State::S1)
clock_posedge.insert(sigmap(wire));
else if (gclk_attr->second == State::S0)
clock_negedge.insert(sigmap(wire));
}
}
for (auto wire : module->wires())
{
if (!wire->port_input || GetSize(wire) != 1)