luke/yosys
1
0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-08-22 14:17:27 +02:00
Code Issues Packages Projects Releases Wiki Activity

xilinx: Add xilinx_dffopt pass (#1557)

Browse Source
This commit is contained in:
Marcin Kościelnicki
2019-12-18 13:43:43 +01:00
parent aff6ad1ce0
commit a235250403
11 changed files with 638 additions and 27 deletions
Download Patch File Download Diff File Expand all files Collapse all files
techlibs/xilinx/cells_xtra.py
+1 -1
View File
@@ -66,7 +66,7 @@ CELLS = [
# CLB -- registers/latches.
# Virtex 1/2/4/5, Spartan 3.
Cell('FDCPE', port_attrs={'C': ['clkbuf_sink']}),
Cell('FDRSE', port_attrs={'C': ['clkbuf_sink']}),
# Cell('FDRSE', port_attrs={'C': ['clkbuf_sink']}),
Cell('LDCPE', port_attrs={'C': ['clkbuf_sink']}),
# Virtex 6, Spartan 6, Series 7, Ultrascale.
# Cell('FDCE'),