luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

comments

This commit is contained in:
Stan Lee 2026-04-20 09:40:40 -07:00
parent 3b7613d858
commit 9e05fb7606
1 changed files with 4 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
passes/silimate/reg_rename.cc
View File

@ -25,6 +25,7 @@
USING_YOSYS_NAMESPACE
PRIVATE_NAMESPACE_BEGIN
// Struct stores the width and index offset of a register in VCD file.
struct RegInfo {
int width = 0;
int offset = 0;
@ -169,7 +170,6 @@ struct RegRenameInstance {
if (targetWire == oldWire)
continue;
// Record the mapping for each bit of the old wire to the target wire.
int normalizedIndex = bitIndex - wireOffset;
// Check for conflicts with other cells (multiple drivers guard)
@ -186,10 +186,12 @@ struct RegRenameInstance {
continue;
}
// Record the mapping for each bit of the old wire to the target wire.
// Create the new connection.
if (debug)
log("Connecting %s to %s[%d]\n",
log_id(oldWire), wireName.c_str(), bitIndex);
// Record the mapping for each bit of the old wire to the target wire.
for (int i = 0; i < GetSize(oldWire); i++) {
SigBit target(targetWire, normalizedIndex + i);
bit_map[SigBit(oldWire, i)] = target;