luke/yosys
1
0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-08-22 06:07:26 +02:00
Code Issues Packages Projects Releases Wiki Activity

Unify verilog style

Browse Source
This commit is contained in:
Miodrag Milanovic
2019-10-18 12:50:24 +02:00
parent 12383f37b2
commit 9bd9db56c8
11 changed files with 153 additions and 187 deletions
Download Patch File Download Diff File Expand all files Collapse all files
tests/arch/common/dffs.v
+8 -10
View File
@@ -1,15 +1,13 @@
module dff
( input d, clk, output reg q );
always @( posedge clk )
q <= d;
module dff ( input d, clk, output reg q );
always @( posedge clk )
q <= d;
endmodule
module dffe
( input d, clk, en, output reg q );
module dffe( input d, clk, en, output reg q );
initial begin
q = 0;
q = 0;
end
always @( posedge clk )
if ( en )
q <= d;
always @( posedge clk )
if ( en )
q <= d;
endmodule