luke/yosys
1
0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-08-22 06:07:26 +02:00
Code Issues Packages Projects Releases Wiki Activity

gowin: Add support for true differential output

Browse Source 
Signed-off-by: YRabbit <[email protected]>
This commit is contained in:
YRabbit
2022-02-24 05:38:33 +01:00
committed by Marcelina Kościelnicka
parent a41c1df76f
commit 9b3cd4f0d8
1 changed files with 11 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files
techlibs/gowin/cells_sim.v
+11
View File
@@ -570,12 +570,14 @@ module OBUF(output O, input I);
assign O = I;
endmodule
(* abc9_box *)
module TBUF (O, I, OEN);
input I, OEN;
output O;
assign O = OEN ? 1'bz : I;
endmodule
(* abc9_box *)
module IOBUF (O, IO, I, OEN);
input I,OEN;
output O;
@@ -584,6 +586,15 @@ module IOBUF (O, IO, I, OEN);
assign I = IO;
endmodule
(* abc9_box *)
module TLVDS_OBUF (I, O, OB);
input I;
output O;
output OB;
assign O = I;
assign OB = ~I;
endmodule
module GSR (input GSRI);
wire GSRO = GSRI;
endmodule