luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fixed source wire to be reset to nullptr so value isn't carried on

This commit is contained in:
AdvaySingh1 2026-02-02 10:10:01 -08:00
parent 15625f56ed
commit 9646319098
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
passes/techmap/abc.cc
View File

@ -1466,6 +1466,7 @@ void AbcModuleState::extract(AbcSigMap &assign_map, dict<SigSpec, std::string> &
std::string src_node;
while (src_stream >> src_node) {
IdString src_id = RTLIL::escape_id(src_node);
orig_wire = nullptr;
src_node = remap_name(src_id, &orig_wire);
if (orig_wire != nullptr) {
src_pool.insert(sig2src[orig_sigmap(orig_wire)]);