luke/yosys
1
0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-08-22 14:17:27 +02:00
Code Issues Packages Projects Releases Wiki Activity

Use nonblocking

Browse Source
This commit is contained in:
Eddie Hung
2019-04-23 13:42:06 -07:00
parent 4df4a97ffa
commit 91c3afcab7
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files
techlibs/ice40/cells_sim.v
+1 -1
View File
@@ -149,7 +149,7 @@ module SB_DFF ((* abc_flop_q *) output `SB_DFF_REG, input C, (* abc_flop_d *) in
always @(posedge C)
Q <= D;
`else
always @* Q = D;
always @* Q <= D;
`endif
endmodule