mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-08-28 17:14:11 +02:00
add testcase for #1614
This commit is contained in:
@@ -0,0 +1,5 @@
|
||||
read_verilog <<EOT
|
||||
module testcase;
|
||||
wire [3:0] #1 a = 4'b0000;
|
||||
endmodule
|
||||
EOT
|
||||
Reference in New Issue
Block a user