luke/yosys
1
0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-08-22 14:17:27 +02:00
Code Issues Packages Projects Releases Wiki Activity

verilog: allow null gen-if then block

Browse Source
This commit is contained in:
Zachary Snow
2020-05-06 08:43:02 -04:00
parent 584780d776
commit 8f9bba1bbf
3 changed files with 23 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files
tests/various/gen_if_null.v
+13
View File
@@ -0,0 +1,13 @@
module test(x, y, z);
localparam OFF = 0;
generate
if (OFF) ;
else input x;
if (!OFF) input y;
else ;
if (OFF) ;
else ;
if (OFF) ;
input z;
endgenerate
endmodule