luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Update test

This commit is contained in:
Gus Smith 2026-03-23 15:21:48 -07:00
parent 10b87cee43
commit 8a282b3c17
1 changed files with 1 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
tests/verilog/issue4402.ys
View File

@ -1,9 +1,6 @@
# Issue #4402: read_verilog doesn't respect signed keyword
#
# write_verilog drops the signed keyword from input port declarations,
# even though the internal comparison logic is correctly preserved via
# explicit $signed() casts. The port declaration should retain signed
# so that the interface contract is correct for downstream tools.
# write_verilog was not emitting the signed keyword for port declarations.
! mkdir -p temp
@ -16,5 +13,4 @@ hierarchy -top mod
write_verilog temp/issue4402_roundtrip.v
# The output port declaration must include the signed keyword.
# Bug: write_verilog emits `input [5:0] wire0` instead of `input signed [5:0] wire0`.
! grep -q "input signed" temp/issue4402_roundtrip.v