luke/yosys
1
0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-08-22 14:17:27 +02:00
Code Issues Packages Projects Releases Wiki Activity

analogdevices: LUT RAM only on positive edge

Browse Source
This commit is contained in:
Lofty
2026-03-05 05:37:13 +00:00
parent dea8c275ff
commit 8a09cc5463
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files
techlibs/analogdevices/lutrams.txt
+1 -1
View File
@@ -13,7 +13,7 @@ ram distributed $__ANALOGDEVICES_LUTRAM_SP_ {
init no_undef;
prune_rom;
port arsw "RW" {
clock anyedge;
clock posedge;
}
}