luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

design: fix signorm commit connectivity to design

This commit is contained in:
Emil J. Tywoniak 2026-03-18 00:44:20 +01:00
parent a4398d4d90
commit 872c940259
1 changed files with 4 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
passes/cmds/design.cc
View File

@ -338,8 +338,11 @@ struct DesignPass : public Pass {
{
RTLIL::Design *design_copy = new RTLIL::Design;
for (auto mod : design->modules())
for (auto mod : design->modules()) {
// Triggers signorm flush if needed (hacky)
(void)mod->connections();
design_copy->add(mod->clone());
}
design_copy->selection_stack = design->selection_stack;
design_copy->selection_vars = design->selection_vars;