luke/yosys
1
0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-08-22 14:17:27 +02:00
Code Issues Packages Projects Releases Wiki Activity

equiv_opt: pass -D EQUIV when techmapping.

Browse Source 
This allows avoiding techmap crashes e.g. because of large memories
in white-box cell models.
This commit is contained in:
whitequark
2018-12-07 17:20:34 +00:00
parent c38ea9ae65
commit 7ff5a9db2d
4 changed files with 7 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files
tests/opt/ice40_carry.v
-3
View File
@@ -1,3 +0,0 @@
module SB_CARRY (output CO, input I0, I1, CI);
assign CO = (I0 && I1) || ((I0 || I1) && CI);
endmodule
tests/opt/opt_lut.ys
+1 -1
View File
@@ -1,4 +1,4 @@
read_verilog opt_lut.v
synth_ice40
ice40_unlut
equiv_opt -map ice40_carry.v -assert opt_lut -dlogic SB_CARRY:I0=1:I1=2:CI=3
equiv_opt -map +/ice40/cells_sim.v -assert opt_lut -dlogic SB_CARRY:I0=1:I1=2:CI=3