mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-08-28 17:14:11 +02:00
opt_expr: Fix crash on $mul optimization with more zeros removed than Y has.
Fixes #2221.
This commit is contained in:
@@ -0,0 +1,16 @@
|
||||
read_verilog <<EOT
|
||||
module test (
|
||||
input [1:0] a,
|
||||
input [1:0] b,
|
||||
output [5:0] y
|
||||
);
|
||||
|
||||
wire [5:0] aa = {a, 4'h0};
|
||||
wire [5:0] bb = {b, 4'h0};
|
||||
|
||||
assign y = aa * bb;
|
||||
|
||||
endmodule
|
||||
EOT
|
||||
|
||||
equiv_opt -assert opt_expr
|
||||
Reference in New Issue
Block a user