luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Merge pull request #124 from Silimate/sim 

Add debugging code before assertion
This commit is contained in:
Akash Levy 2026-03-19 12:45:49 -04:00 committed by GitHub
parent 00e67a30d0 8268a79af5
commit 7771a489e8
No known key found for this signature in database
GPG Key ID: B5690EEEBB952194
1 changed files with 7 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
passes/sat/sim.cc
View File

@ -444,6 +444,13 @@ struct SimInstance
bool did_something = false;
sig = sigmap(sig);
if (shared->debug) {
log("GetSize(sig) %s: %d, GetSize(value) %s: %d\n",
log_signal(sig),
GetSize(sig),
log_signal(value),
GetSize(value));
}
log_assert(GetSize(sig) <= GetSize(value));
for (int i = 0; i < GetSize(sig); i++)