luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

verilog: fix case location

This commit is contained in:
Emil J. Tywoniak 2025-11-02 11:22:33 +01:00
parent 94a53e08bc
commit 7713b5a811
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
frontends/verilog/verilog_parser.y
View File

@ -3046,6 +3046,7 @@ case_item:
extra->case_type_stack.pop_back();
SET_AST_NODE_LOC(extra->ast_stack.back(), @4, @4);
extra->ast_stack.pop_back();
SET_AST_NODE_LOC(extra->ast_stack.back(), @2, @2);
extra->ast_stack.pop_back();
};