luke/yosys
1
0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-08-22 14:17:27 +02:00
Code Issues Packages Projects Releases Wiki Activity

Cleanup

Browse Source
This commit is contained in:
Miodrag Milanovic
2026-04-16 11:00:44 +02:00
parent bfd3e150fa
commit 76732497b9
8 changed files with 75 additions and 76 deletions
Download Patch File Download Diff File Expand all files Collapse all files
tests/svinterfaces/generate_mk.py
+12 -12
View File
@@ -15,18 +15,18 @@ runone_tests = [
def run_one():
for testname in runone_tests:
cmd_lines = [
f'$(YOSYS) -p "read_verilog -sv {testname}.sv ; hierarchy -check -top TopModule ; synth ; write_verilog {testname}_syn.v" >> {testname}.log_stdout 2>> {testname}.log_stderr;',
f'$(YOSYS) -p "read_verilog -sv {testname}_ref.v ; hierarchy -check -top TopModule ; synth ; write_verilog {testname}_ref_syn.v" >> {testname}.log_stdout 2>> {testname}.log_stderr;',
f'rm -f a.out reference_result.txt dut_result.txt;',
f'iverilog -g2012 {testname}_syn.v;',
f'iverilog -g2012 {testname}_ref_syn.v;',
f'iverilog -g2012 {testname}_tb.v {testname}_ref_syn.v;',
f'./a.out;',
f'mv output.txt reference_result.txt;',
f'iverilog -g2012 {testname}_tb_wrapper.v {testname}_syn.v;' if testname=="svinterface_at_top" else
f'iverilog -g2012 {testname}_tb.v {testname}_syn.v;',
f'./a.out;',
f'mv output.txt dut_result.txt;',
f'$(YOSYS) -p "read_verilog -sv {testname}.sv ; hierarchy -check -top TopModule ; synth ; write_verilog {testname}_syn.v" >> {testname}.log_stdout 2>> {testname}.log_stderr',
f'$(YOSYS) -p "read_verilog -sv {testname}_ref.v ; hierarchy -check -top TopModule ; synth ; write_verilog {testname}_ref_syn.v" >> {testname}.log_stdout 2>> {testname}.log_stderr',
f'rm -f a.out reference_result.txt dut_result.txt',
f'iverilog -g2012 {testname}_syn.v',
f'iverilog -g2012 {testname}_ref_syn.v',
f'iverilog -g2012 {testname}_tb.v {testname}_ref_syn.v',
f'./a.out',
f'mv output.txt reference_result.txt',
f'iverilog -g2012 {testname}_tb_wrapper.v {testname}_syn.v' if testname=="svinterface_at_top" else
f'iverilog -g2012 {testname}_tb.v {testname}_syn.v',
f'./a.out',
f'mv output.txt dut_result.txt',
f'diff reference_result.txt dut_result.txt > {testname}.diff',
]
gen_tests_makefile.generate_cmd_test(testname, cmd_lines)