luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

sim: early-return from checkSignals in sim mode

This commit is contained in:
tondapusili 2026-03-20 12:32:49 -07:00
parent 5fd39ff3e1
commit 69219e6be0
1 changed files with 5 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
passes/sat/sim.cc
View File

@ -1235,6 +1235,10 @@ struct SimInstance
bool checkSignals() bool checkSignals()
{ {
// No checks performed when using stimulus
if (shared->sim_mode == SimulationMode::sim)
return false;
bool retVal = false; bool retVal = false;
for(auto &item : fst_handles) { for(auto &item : fst_handles) {
if (item.second==0) continue; // Ignore signals not found if (item.second==0) continue; // Ignore signals not found
@ -1244,9 +1248,7 @@ struct SimInstance
log_warning("Signal '%s.%s' size is different in gold and gate.\n", scope, log_id(item.first)); log_warning("Signal '%s.%s' size is different in gold and gate.\n", scope, log_id(item.first));
continue; continue;
} }
if (shared->sim_mode == SimulationMode::sim) { if (shared->sim_mode == SimulationMode::gate && !fst_val.is_fully_def()) { // FST data contains X
// No checks performed when using stimulus
} else if (shared->sim_mode == SimulationMode::gate && !fst_val.is_fully_def()) { // FST data contains X
for(int i=0;i<fst_val.size();i++) { for(int i=0;i<fst_val.size();i++) {
if (fst_val[i]!=State::Sx && fst_val[i]!=sim_val[i]) { if (fst_val[i]!=State::Sx && fst_val[i]!=sim_val[i]) {
log_warning("Signal '%s.%s' in file %s in simulation %s\n", scope, log_id(item.first), log_signal(fst_val), log_signal(sim_val)); log_warning("Signal '%s.%s' in file %s in simulation %s\n", scope, log_id(item.first), log_signal(fst_val), log_signal(sim_val));