luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

tests: fix fsm.ys

This commit is contained in:
Emil J. Tywoniak 2026-02-07 00:52:29 +01:00
parent 10b6a0f600
commit 6882eb670a
2 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
tests/arch/ecp5/fsm.ys
View File

@ -5,7 +5,7 @@ flatten
equiv_opt -run :prove -map +/ecp5/cells_sim.v synth_ecp5 equiv_opt -run :prove -map +/ecp5/cells_sim.v synth_ecp5
miter -equiv -make_assert -flatten gold gate miter miter -equiv -make_assert -flatten gold gate miter
techmap -map +/dff2ff.v formalff -clk2ff
sat -verify -prove-asserts -show-public -set-at 1 in_reset 1 -seq 20 -prove-skip 1 miter sat -verify -prove-asserts -show-public -set-at 1 in_reset 1 -seq 20 -prove-skip 1 miter
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design) design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)

1
tests/arch/quicklogic/qlf_k6n10f/fsm.ys
View File

@ -5,6 +5,7 @@ flatten
equiv_opt -run :prove -map +/quicklogic/qlf_k6n10f/cells_sim.v -map +/quicklogic/common/cells_sim.v synth_quicklogic -family qlf_k6n10f equiv_opt -run :prove -map +/quicklogic/qlf_k6n10f/cells_sim.v -map +/quicklogic/common/cells_sim.v synth_quicklogic -family qlf_k6n10f
async2sync async2sync
formalff -clk2ff
miter -equiv -make_assert -flatten gold gate miter miter -equiv -make_assert -flatten gold gate miter
sat -verify -prove-asserts -show-public -set-at 1 in_reset 1 -seq 20 -prove-skip 1 miter sat -verify -prove-asserts -show-public -set-at 1 in_reset 1 -seq 20 -prove-skip 1 miter