luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

aigmap: remove unused and_cache

This commit is contained in:
Emil J. Tywoniak 2026-07-27 16:49:29 +02:00
parent 30fe16c7f1
commit 6585661740
1 changed files with 4 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
passes/techmap/aigmap.cc
View File

@ -92,7 +92,6 @@ struct AigmapPass : public Pass {
}
vector<SigBit> sigs;
dict<pair<int, int>, SigBit> and_cache;
for (int node_idx = 0; node_idx < GetSize(aig.nodes); node_idx++)
{
@ -115,15 +114,10 @@ struct AigmapPass : public Pass {
goto skip_inverter;
} else {
pair<int, int> key(node.left_parent, node.right_parent);
if (and_cache.count(key))
bit = and_cache.at(key);
else {
bit = module->addWire(NEW_ID);
auto gate = module->addAndGate(NEW_ID, A, B, bit);
if (select_mode)
new_sel.insert(gate->name);
}
bit = module->addWire(NEW_ID);
auto gate = module->addAndGate(NEW_ID, A, B, bit);
if (select_mode)
new_sel.insert(gate->name);
}
}