luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Merge 42c9b9ef68 into a966d06524

This commit is contained in:
Dhaval 2026-04-28 16:43:25 +02:00 committed by GitHub
parent a966d06524 42c9b9ef68
commit 61a50f83ed
No known key found for this signature in database
GPG Key ID: B5690EEEBB952194
1 changed files with 18 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

18
frontends/verific/verific.cc
View File

@ -109,6 +109,7 @@ int verific_verbose;
bool verific_import_pending; bool verific_import_pending;
string verific_error_msg; string verific_error_msg;
int verific_sva_fsm_limit; int verific_sva_fsm_limit;
bool verific_opt = false; // enable Verific optimizations
#ifdef VERIFIC_SYSTEMVERILOG_SUPPORT #ifdef VERIFIC_SYSTEMVERILOG_SUPPORT
vector<string> verific_incdirs, verific_libdirs, verific_libexts; vector<string> verific_incdirs, verific_libdirs, verific_libexts;
@ -3071,6 +3072,18 @@ std::string verific_import(Design *design, const std::map<std::string,std::strin
while (!nl_todo.empty()) { while (!nl_todo.empty()) {
auto it = nl_todo.begin(); auto it = nl_todo.begin();
Netlist *nl = it->second; Netlist *nl = it->second;
// use Verific optimizations
if (verific_opt) {
log(" Running Verific optimizations for %s.\n", it->first.c_str());
log(" Running post-elaboration for %s.\n", it->first.c_str());
nl->PostElaborationProcess();
log(" Running operator optimization for %s.\n", it->first.c_str());
nl->OperatorOptimization();
}
if (nl_done.count(it->first) == 0) { if (nl_done.count(it->first) == 0) {
VerificImporter importer(false, false, false, false, false, false, false, false); VerificImporter importer(false, false, false, false, false, false, false, false);
nl_done[it->first] = it->second; nl_done[it->first] = it->second;
@ -3697,6 +3710,11 @@ struct VerificPass : public Pass {
break; break;
} }
if (GetSize(args) > argidx && args[argidx] == "-optimization") {
verific_opt = true;
goto check_error;
}
#ifdef VERIFIC_SYSTEMVERILOG_SUPPORT #ifdef VERIFIC_SYSTEMVERILOG_SUPPORT
if (GetSize(args) > argidx && (args[argidx] == "-f" || args[argidx] == "-F")) if (GetSize(args) > argidx && (args[argidx] == "-f" || args[argidx] == "-F"))
{ {