luke/yosys
1
0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-08-28 17:14:11 +02:00
Code Issues Packages Projects Releases Wiki Activity

$__ICE40_CARRY_LUT4 -> $__ICE40_FULL_ADDER as per @whitequark

Browse Source
This commit is contained in:
Eddie Hung
2019-07-15 12:03:51 -07:00
parent d032198fac
commit 5fb27c071b
7 changed files with 8 additions and 8 deletions
Download Patch File Download Diff File Expand all files Collapse all files
techlibs/ice40/cells_sim.v
+1 -1
View File
@@ -142,7 +142,7 @@ module SB_CARRY (output CO, input I0, I1, CI);
endmodule
(* abc_box_id = 1, abc_carry="CI,CO", lib_whitebox *)
module \$__ICE40_CARRY_LUT4 (output CO, O, input A, B, CI);
module \$__ICE40_FULL_ADDER (output CO, O, input A, B, CI);
SB_CARRY carry (
.I0(A),
.I1(B),