luke/yosys
1
0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-08-28 17:14:11 +02:00
Code Issues Packages Projects Releases Wiki Activity

opt_dff: Fix NOT gates wired in reverse.

Browse Source
This commit is contained in:
Marcelina Kościelnicka
2021-05-04 21:03:40 +02:00
parent d061b0e41a
commit 5c1e6a0e20
2 changed files with 15 additions and 10 deletions
Download Patch File Download Diff File Expand all files Collapse all files
passes/opt/opt_dff.cc
+2 -2
View File
@@ -318,9 +318,9 @@ struct OptDffWorker
if (!ff.pol_clr) {
module->connect(ff.sig_q[i], ff.sig_clr[i]);
} else if (ff.is_fine) {
module->addNotGate(NEW_ID, ff.sig_q[i], ff.sig_clr[i]);
module->addNotGate(NEW_ID, ff.sig_clr[i], ff.sig_q[i]);
} else {
module->addNot(NEW_ID, ff.sig_q[i], ff.sig_clr[i]);
module->addNot(NEW_ID, ff.sig_clr[i], ff.sig_q[i]);
}
log("Handling always-active SET at position %d on %s (%s) from module %s (changing to combinatorial circuit).\n",
i, log_id(cell), log_id(cell->type), log_id(module));