luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Reenable Verific opt and comment out clock enable muxing

This commit is contained in:
Akash Levy 2025-10-12 07:52:32 -07:00
parent 6993fc2540
commit 54653fc82c
1 changed files with 2 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
frontends/verific/verific.cc
View File

@ -3129,8 +3129,8 @@ std::string verific_import(Design *design, const std::map<std::string,std::strin
if (verific_opt) {
log(" Optimizing netlist for %s.\n", it->first.c_str());
log(" Inferring clock enable muxes for %s.\n", it->first.c_str());
nl->InferClockEnableMux();
// log(" Inferring clock enable muxes for %s.\n", it->first.c_str());
// nl->InferClockEnableMux();
log(" Running post-elaboration for %s.\n", it->first.c_str());
nl->PostElaborationProcess();
@ -3613,10 +3613,6 @@ struct VerificPass : public Pass {
verific_verbose = 0;
verific_sva_fsm_limit = 16;
// SILIMATE: added flags
verific_opt = false;
verific_no_split_complex_ports = false;
const char *release_str = Message::ReleaseString();
time_t release_time = Message::ReleaseDate();
char *release_tmstr = ctime(&release_time);