mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-08-22 14:17:27 +02:00
Add support for variable length Xilinx SRL > 128
This commit is contained in:
@@ -165,12 +165,6 @@ struct ShregmapTechXilinx7 : ShregmapTech
|
||||
}
|
||||
log_assert(shiftx);
|
||||
|
||||
// Cannot implement variable-length shift registers
|
||||
// greater than 128 since Q31 cannot be output onto
|
||||
// fabric
|
||||
if (GetSize(taps) > 128)
|
||||
return false;
|
||||
|
||||
// Only map if $shiftx exclusively covers the shift register
|
||||
if (GetSize(taps) != shiftx->getParam("\\A_WIDTH").as_int())
|
||||
return false;
|
||||
|
||||
Reference in New Issue
Block a user