luke/yosys
1
0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-08-28 17:14:11 +02:00
Code Issues Packages Projects Releases Wiki Activity

hashlib: acc -> eat

Browse Source
This commit is contained in:
Emil J. Tywoniak
2024-12-18 15:09:25 +01:00
parent 79acc141d5
commit 4e29ec1854
25 changed files with 200 additions and 200 deletions
Download Patch File Download Diff File Expand all files Collapse all files
kernel/rtlil.cc
+4 -4
View File
@@ -4480,11 +4480,11 @@ void RTLIL::SigSpec::updhash() const
for (auto &c : that->chunks_)
if (c.wire == NULL) {
for (auto &v : c.data)
h.acc(v);
h.eat(v);
} else {
h.acc(c.wire->name.index_);
h.acc(c.offset);
h.acc(c.width);
h.eat(c.wire->name.index_);
h.eat(c.offset);
h.eat(c.width);
}
that->hash_ = h.yield();
if (that->hash_ == 0)