mirror of https://github.com/YosysHQ/yosys.git
hierarchy interfaces: whitespace
This commit is contained in:
parent
963cad919c
commit
4d67f7ab95
|
|
@ -46,7 +46,7 @@ RTLIL::Module *check_if_top_has_changed(Design *design, Module *top_mod)
|
||||||
// the number of ports.
|
// the number of ports.
|
||||||
//
|
//
|
||||||
// Also do the same checks on the specified parameters.
|
// Also do the same checks on the specified parameters.
|
||||||
void check_cell_connections(const RTLIL::Module &module, RTLIL::Cell &cell, RTLIL::Module &mod)
|
static void check_cell_connections(const RTLIL::Module &module, RTLIL::Cell &cell, RTLIL::Module &mod)
|
||||||
{
|
{
|
||||||
int id;
|
int id;
|
||||||
for (auto &conn : cell.connections()) {
|
for (auto &conn : cell.connections()) {
|
||||||
|
|
|
||||||
Loading…
Reference in New Issue