luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

undo

This commit is contained in:
Stan Lee 2026-04-29 11:30:04 -07:00
parent 3cd792d4d7
commit 448ab2a4e7
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
passes/silimate/reg_rename.cc
View File

@ -128,7 +128,7 @@ struct RegRenameInstance {
int wireWidth = regInfo.width; int wireWidth = regInfo.width;
int wireOffset = regInfo.offset; int wireOffset = regInfo.offset;
if (wireWidth == 0 && regName.find("_reg") != std::string::npos) { if (wireWidth == 0) {
log_warning("Unable to find matching register %s in VCD for cell %s in scope %s\n", log_warning("Unable to find matching register %s in VCD for cell %s in scope %s\n",
regName.c_str(), cellName.c_str(), vcd_scope.c_str()); regName.c_str(), cellName.c_str(), vcd_scope.c_str());
continue; continue;