luke/yosys
1
0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-08-22 14:17:27 +02:00
Code Issues Packages Projects Releases Wiki Activity

Fixed typo in port name

Browse Source
This commit is contained in:
Andrew Zonenberg
2016-05-07 21:14:42 -07:00
parent b5171541cd
commit 41bbad4e4c
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files
techlibs/greenpak4/cells_sim.v
+1 -1
View File
@@ -286,7 +286,7 @@ module GP_SHREG(input nRST, input CLK, input IN, output OUTA, output OUTB);
reg[15:0] shreg = 0;
always @(posedge clk, negedge nRST) begin
always @(posedge CLK, negedge nRST) begin
if(!nRST)
shreg = 0;